Abstract -We propose a method involving selective signal gating to minimize power dissipation in current-mode CMOS analog and multiple-valued logic (MVL) circuits employing a stack of current comparators. First, we present an approximation model for current in a current comparator circuit. Power reduction is achieved by turning off the redundant comparator circuits using a switch-architecture.
I. INTRODUCTION
Wide spread interest in wireless communication and portable computing has created a critical need for low-power low-voltage analog and digital integrated circuits. The three components of power dissipation in CMOS logic are switching, static (or leakage) and short-circuit. Of the three components, the dominant component in analog and multiple-valued logic circuits being static power dissipation. Therefore, static power reduction is an important optimization goal in analog and MVL circuit design.
Current-mode circuit techniques, which process the active signals in the current domain, offer a number of advantages [1] . Current comparator is a fundamental component of current-mode analog integrated circuits. A critical design aspect for comparator is good trade-off between sensitivity, speed and power dissipation. In the last decade, several comparator architectures have focused to address some of these issues [2] - [5] . When circuits employ a set of comparators for purposes such as those in flash ADC and literal based multiple-valued logic modules, the comparator set generates a thermometer code that reflects the input signal amplitude. As the input signal amplitude increases, more and more comparators are turned on thereby establishing a large static current from power supply to ground. Since we are interested in the outputs of only those comparators whose output changes from zero to one for the given input, we can, in principle, turn-off many of the comparators whose outputs are already high and that they do not contribute any information to the final digital value.
This can be accomplished by introducing switches at appropriate places to turn off the current drawn by such comparators without affecting the final output value.
II. POWER DISSIPATION IN CURRENT COMPARATORS
Power dissipation in CMOS digital circuits is given by the well-known expression,
The three terms on the right hand side of (1) correspond to dynamic power, short-circuit power and leakage power respectively. , , sc C f and t α are the total switching capacitance, clock frequency, switching activity factor and the time during which a short circuit exists between supply and ground respectively. In the case of analog circuits, the static power dissipation due to finite resistance path from supply to ground (resulting from triode and saturation region operation of the transistors) dominates and hence, as a first approximation, we have neglected the dynamic, short circuit and leakage power components in this work. Fig. 1 shows one of the simplest current comparator circuits, proposed by [2] . In case 1, the current in the comparator branch is given by 
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In case 2 (case 3), the voltage drop across M P0 (M N0 ) is much larger than the drop across M a (M R ) and results in channel length modulation [6] . This introduces errors in current mirroring. As a second approximation, we neglect this error and assume a relation between I 1 and I in as depicted in fig. 2 .
Section III gives a description of the switch architecture used for power optimization.
III. SWITCH ARCHITECTURE
Our power optimization scheme assumes a circuit topology wherein a number of current comparators are used to compare the input current signal to generate a thermometer code. In this case, J th output is of significance and all lower outputs do not carry any information. In this scenario, we can turn off the PMOS devices of lower comparators by switching their gates to V dd . This, however, will not alter the comparator outputs, but stop the current drawn from the supply and thereby reducing the power dissipation.
IV. CURRENT-MODE CIRCUIT EXAMPLES
In this section, the technique suggested in section III is applied for power optimization in two example circuits, viz., current-mode flash ADC circuit and window-literal circuit used in MVL function realization.
A. Flash ADC
We designed a 7-bit current-mode flash ADC using current comparators. The ADC was designed for a dynamic range of 32µA. The circuit schematic of the basic ADC block generating the thermometer code is shown in figure 4 . The reference current block (block A) generates a reference current I ref and the input block (block B) receives the input current I input . The current comparator block consists of 128 current comparators comprising 128 PMOS and NMOS current mirrors. The reference current, I ref , is replicated by the PMOS current mirrors such that the current flowing in these mirrors progressively increase from I 0 (first mirror) to I 127 (last mirror). The input current, I input , is also replicated by NMOS current mirrors to generate 128 identical copies. These are then compared with the reference currents to generate the thermometer code. Gain boosters (inverters) are used to shape this output binary signal.
The ADC is designed using 0.7-µm MIETEC CMOS technology. We could achieve a maximum sampling speed of 80Ms/sec at a power consumption of 78mW.
To optimize power, we modified the ADC architecture by employing power saving switch as shown in fig. 5 . The circuit differs from the one depicted in fig. 4 in that it includes switches to turn-off the redundant currents being drawn from V dd . 128 comparators of the ADC are grouped in such a way that each group consists of, say, k comparators. Switches can be introduced in all groups except the last group. For a given value of input current, full reference current gets established in those comparators whose outputs have gone high, whereas, only a portion of the reference currents flows in the remaining (higher order) comparators, and hence their output is at logic low (refer fig. 4 ). Thus, if the outputs of j th group of comparators are high, then all the lower group outputs also will be high. In this scenario, we can turn-off reference PMOS transistors of lower group of comparators by switching their gates to V dd using the outputs of j th group of comparators, there by forcing the reference currents in these Fig. 3(a) . Power optimization scheme Fig. 1 Power saving in ADC comes at the cost of increased delay. It is found that the number of comparators per group have a bearing on both power saving and delay. Fig. 6 shows power delay trade-off as a function of number of comparator groups.
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Simulation results show that the average power can be reduced by 23% with a delay penalty of around 9%, which corresponds to 5 comparator groups (each group consisting of around 26 comparators). Simulation results showing total current drawn by the set of comparators when the input signal is swept from zero to 32µA is depicted in fig. 7 . The numbers on the right side of the graph indicate the number of comparators in each group.
B. Literal generating Circuit for Multiple-Valued Logic
Multiple-Valued Logic designs have been receiving considerable attention over a couple of decades. The signal processing on the basis of the multiple-valued logic is carried out using multiples of logic levels and thresholds, in contrast to binary logic with its two states. Most of the designs are current-mode circuits because of their advantages over voltage-mode circuits [7] - [8] .
When literals are used to realize MVL functions as in the case of self-restoring logic architecture [9] , it is necessary to generate or detect the logic values of variables. Current signals are used to represent the logic levels with assignments such as Logic 0 = 0 (no current), Logic 1 = I 0 , Logic 2 = 2I 0 , and so on with I 0 equal to, say, 10µA. An obvious choice to Except for a few additional binary logic gates, the literal generating circuit of an m-valued logic is very similar to that shown in fig. 4 . However, the total number of current comparators would be far too less than that used in an ADC. Therefore, we can introduce switches to turn off every comparator except the last one, for power optimization. 
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Then the average power dissipated by the comparator blocks is,
When switches are introduced for each variable to turn off the redundant comparators as discussed in the ADC case, the 
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Comparing equation (4) and (7), it is seen that the static current can be reduced significantly in functions with radix 4 and above. The actual reduction in power depends on the probability of the valu (7) e that each variable takes in a given fu saving of ar circuits comes at the cost of increased ig. 8(b). Simulation results of MVL function f1 with the power op problems may arise in precision analog and digital circuits due to charge injection with the insertion of the switches.
nction. We performed simulation experiments on a number of randomly generated 2-variable, 4-and 5-valued functions implemented on 0.13µm CMOS process in self-restoring logic style. All circuits were excited with the same input signals with equal literal probabilities. Some example functions are listed in table 1. Theoretically, a ound 20% can be achieved for these functions. Fig. 8(a) and (b) are the simulation results showing the currents flowing in the three comparator circuits without and with the power optimization switch, respectively. Note that the switches are employed only in the first and the second comparators and are activated by the outputs of the second and the third comparators respectively. A power reduction in the range of 5% -19% was observed in these experiments. The low value of power reduction was attributed to functions with variables not taking all logic values. Static power saving in CMOS MVL delay of around 6%. Current comparator circuits are also employed in many other analog and fuzzy logic function realizations and there is scope for power reduction using the method suggested in this work. However, some V. CONCLUSIONS Power optimization scheme, using switch architecture, in analog and multiple-valued logic circuits employing a series of current comparators is presented. A 7-Bit Current-mode Flash ADC and a number of 2-variable 4-and 5-valued functions were designed and simulated with and without power optimization scheme. Simulation results show that static power dissipation by the comparators can be significantly reduced with a nominal delay penalty.
In the case of ADC, power delay trade-off can be achieved to give best results by varying the number of comparators in each group. A Power saving of 23% was achieved with an additional delay of 9% in flash ADC, while 5%-19% power saving was reported with an additional delay of 6% in the case of multiple-valued functions. 
